Code Generation for the Attribute Evaluator of the Protocol Engine Grammar Processor Unit

by

R.H.J. Bloks

EUT Report 93-E-271
ISBN 90-6144-271-0
March 1993
Code generation for the attribute evaluator of the protocol engine grammar processor unit

by

R.H.J. Bloks

EUT Report 93-E-271
ISBN 90-6144-271-0

Eindhoven
March 1993
Code generation for the attribute evaluator of the protocol engine grammar processor unit / by R.H.J. Bloks. - Eindhoven : Eindhoven University of Technology, Faculty of Electrical Engineering. - Fig., tab. - (EUT report, ISSN 0167-9708 ; 93-E-271)

Met lit. opg.
ISBN 90-6144-271-0
NUGI 832
Trefw.: compilers ; codegeneratie / systeemontwikkeling ; telecommunicatie.
Abstract

report is one of the results of the protocol engine research project, which is targeted towards the automatic generation of hardware implementations for modern complex data communication protocols. The word 'automatic' implies the use of computers to accomplish the task which in turn requires a formal language that can be used to describe these protocols. Such a language and a compiler for it have now been created. The language is based on an extension of context-free grammars and is called ProGrIL (Protocol Grammar Interface Language).

In this document, the process of code generation for the attribute expression evaluation will be explained. As described in the Ph.D. thesis (see [Bloks93b]), a protocol grammar consists of a set of attributes or variables, a set of symbols, a set of production rules and attribute relations between the attributes of symbols appearing in the rules. Whenever a certain symbol is parsed, the expressions for its attributes must be evaluated. These protocol grammars can be implemented on protocol pushdown automata, which are extensions of the standard pushdown automaton. One of the extensions to this basic automaton is the attribute evaluator, which is in fact a custom designed processor capable of performing all operations required for the manipulation of attributes of the protocol grammar.

All expressions given in the grammar are assignment expressions, using constants, declared attributes, and system variables or functions. These expressions must be translated directly into machine language code for the attribute evaluator by the ProGrIL compiler. This code will be referred to as explicit code. In contrast to the explicit code, there is also implicit code, which is necessary for correct operation of the system, but is not directly 'programmed' by the writer of the grammar. Instead, this code is implicitly defined by and extracted from the grammar. It is used to do attribute memory management, passing attribute values, and other system functions.

Keywords: compilers, telecommunication systems, code generation

- Bloks, R.H.J.
  Code generation for the attribute evaluator of the protocol engine grammar processor unit.

- Address of the author:
  R.H.J. Bloks
  van Norenburgstraat 2
  5622 KP Eindhoven, The Netherlands
Abstract

Introduction

Code generation for the attribute evaluator of the protocol engine grammar processor unit

1 The grammar processor

1.1 Top level overview

1.2 The attribute evaluator

1.2.1 Instruction execution and pipelining

1.2.2 Address generators

1.2.3 The arithmetic unit

2 Attribute evaluator control functions

2.1 Source operands

2.2 Destination operands

2.3 Address generator control

2.4 Flow control

2.5 ALU functions and operands

3 Microcode generation

3.1 Long attributes

3.2 Short and packed attributes

3.3 Word sized attributes

3.4 Microcode generation for attribute expressions

3.4.1 Access mode of an operand

3.4.2 Operand references

3.4.3 Detection of packed operands

3.4.4 Low level instruction generator

3.4.5 Operand class

3.4.6 Operand locations and read/write accessing

3.4.7 Setting up base registers for the address generators

3.4.8 Intermediate level instruction generation

3.4.9 Unpacking operands

3.4.10 Class dependent destination operand handling

3.4.11 Packing operands

3.4.12 Automatic assignment value wrapping

3.4.13 Top level instruction generation

3.4.14 High level expression compilation

Bibliography
Introduction

The exchange of data between computers is governed by common rules dictating the format and meaning of message units (packets) used for the communication. Two computers can only exchange data if they use the same set of rules, which is usually referred to as a communication protocol. Modern protocols that are used on large computer networks are flexible and very complex systems, which is why they are usually implemented in software running on the communicating computers themselves. A big disadvantage of software implementations is that they are inherently slower than special hardware solutions. With increasing demands for high speed communication and extremely high speed network technology (using fiber optics) software can no longer utilize available bandwidth and hardware solutions must be found. Because of their complexity this is not a trivial matter and it would be very desirable to have a system that can construct an implementation automatically.

The protocol engine Ph.D. research project is directed towards the automatic creation of a hardware implementation for any protocol specified by a formal description. The basic idea is that once a protocol has been conceived, it is written down or converted into a formal implementation description and then automatically processed, resulting in an output suitable for a low level silicon compiler.

This means that a formal language is required in which protocols can be described. Furthermore, it must be possible to translate any valid description in this language into hardware, which implies that a target architecture and a mapping model from language to architecture (language semantics) must be defined. Obviously, the target architecture and description language are closely related.

The language that was created is based on standard context-free grammars (ref. [Aho72], [Aho86],[Denning78], [Kain72], [Knuth68] and[Lewis81] for the theory of languages, automata and computation). Grammars are mathematical models for the specification of formal languages and can be used to describe the communication language of a protocol. The advantage is that the implementation architecture and semantic model are known (pushdown automaton) and mathematically provable.

In order to allow an easy and practical description of modern protocols, some extensions must be made to the standard context-free grammars (see [Bloks93b], [Haas85] and [Anderson85a] for the reasons and some possible ways of doing this). The resulting protocol grammar has to be formally defined and a language definition
given. Then the implementation architecture (the pushdown automaton, see [Denning78] and [Lewis81]) and the mapping model must also be extended and formally defined. Finally, the correctness of the mapping must be shown. This is all done in [Bloks93b], but not found in any work done by others in this field.

When a communication protocol is defined in the form of a (set of interconnected) protocol grammar(s), it can be translated directly into a (set of) extended pushdown automata interconnected as indicated by the grammars to obtain a system whose external behaviour is precisely as specified by the grammars. Such a system therefore implements the communication protocol. Some specialized protocol functions may be implemented in dedicated hardware units outside the pushdown automata for reasons of efficiency. The abstract version of the extended pushdown automaton is called a protocol pushdown automaton, and its physical implementation is the grammar processor. A protocol engine consists of a network of interconnected grammar processors and some dedicated hardware.

Each grammar processor is 'programmed' for a certain protocol by storing the grammar parse tables and microcode for context changes/updates in its memory. Context changes occur when the protocol uses variables to store information about the past and uses them to guide further actions. The concept of variables is incorporated in the grammar by the extension with attributes. Every symbol can have zero or more associated attributes whose values are sent and received along with the symbol and store context information that is important for the processing of that symbol. When a symbol is processed, the values of attributes can change. In the grammar this is indicated by assignment expressions to the attributes.

To store and update the context of all symbols, the grammar processor contains a microprogrammable processing unit, called the attribute evaluator. Every symbol of every rule of the grammar has a small program stored in the attribute evaluator, which does all the necessary context updating when executed. The parse tables and microprograms are all created automatically by a compiler that derives this information from the protocol grammars. This compiler is part of a protocol engine design system that is currently under development.

This document describes the architecture and global operation of the attribute evaluator and how the compiler generates the microcode for the expressions specified in the grammar description.
1 The grammar processor

The grammar processor is a design for a physically implementable version of the rather abstract protocol pushdown automaton described in the Ph.D. thesis (see chapters 4 and 5 of [Bloks93b]). Its operation is also explained there in some detail. The diagram of the top level design is reprinted in figure 1.

1.1 Top level overview

The pushdown controller implements the actual parsing mechanism. It contains the parse tables generated by the compiler, by means of which it can decide what action to perform based on the symbol on top of the parse stack, the symbols available at the inputs, its internal status and a boolean rule enable flag computed by the attribute evaluator. The pushdown controller controls all other parts of the grammar processor.

The parse stack stores the symbols and their action procedure numbers. The symbol at the top is used by the pushdown controller, and the action procedure number
refers to a small program in the attribute evaluator, which contains the microcoded version of the expressions to be evaluated for the associated symbol on the stack, as specified in the ProGrIL description.

![Grammar Processor Diagram](image)

Figure 1. Top level design of the grammar processor.

The attribute evaluator contains a RAM (Random Access Memory) to store the attribute values, and a custom microprocessor to perform the necessary operations on these attributes by executing small programs which are compiled by the ProGrIL compiler and stored in a program ROM (Read Only Memory) where they can be referred to by a unique number, the so called action procedure number.

Values of attributes can be sent to the output writer or received from the input reader when required. This I/O is also microprogrammed in the procedures and is necessary to implement channel communications of symbols with attributes.
The output writer interfaces a number of output channels to the rest of the grammar processor. When a message has to be sent on an output channel, the pushdown controller specifies the channel number, the parse stack delivers the symbol and the attribute evaluator generates the attribute values. The symbol and values are combined and queued for output at the specified channel by the output writer.

The input reader interfaces a number of input channels to the rest of the grammar processor. When a message is received on an input channel, it is queued for processing. When the pushdown controller specifies that a message from a channel can be processed, it outputs the channel number. The attribute evaluator is started by invoking the action procedure for the input symbol, and will receive and process the attribute values from the corresponding queue.

1.2 The attribute evaluator

Since the goal of this document is to describe the mechanism used to generate the microcode programs for the attribute evaluator, a more detailed description of this processor shall now be given. Its top level design is shown in figure 2.
The 4 main parts are the attribute storage, an access address generation unit, a processing unit and a control unit containing the action procedure microcode. The Attribute Evaluator has been designed as a multistage pipelined processor unit to increase performance. A high performance of this unit is of the utmost importance for obtaining very high throughput protocol engines. For this reason, it was decided that 3-operand instructions were to be used (2 sources and 1 destination).

The attribute storage is implemented as a dual ported RAM with a single read port and a single write port which are mutually independent. Because of the pipelining, this means that one operand can be read and the result of a previous operation can be written simultaneously.

The micro controller (μ-CTL) contains a ROM in which all action procedures are stored in the form of microcode. A lookup table translates a procedure identification number into a start address in this ROM. The controller starts executing instructions from that address, while generating control and data vectors for the other parts of the Attribute Evaluator.

### 1.2.1 Instruction execution and pipelining

Instruction execution takes 5 (pipeline) cycles:
- cycle 1: μ-CTL generates control vectors and computes next instruction address.
- cycle 2: Address generators compute addresses for RAM access and update base address registers (if necessary).
- cycle 3: RAM and/or external input are accessed for source operand (if necessary).
- cycle 4: ALU processes data and computes a result (fast operations).
- cycle 5: Result is written to destination.

As long as no conflicts occur in the pipeline, it remains full. This means that one instruction is completed every cycle. Conflicts may hold up or clear (part of) the pipeline structure, thereby decreasing performance, but all conflicts are automatically resolved entirely in hardware (i.e. the pipelining effect is transparent to software running on the processor).

All ALU operations may take one or more cycles. For example an ADD will probably take one cycle, but a multiply or bit shift over multiple bits will take longer unless the ALU contains special hardware for these operations. The arithmetic unit can inform the μ-CTL that the current operation will not complete at the next clock by means of the busy lines. The pipeline will then be put on hold until the ALU has finished its operation.
1.2.2 Address generators

Addresses of attributes in the storage are generated by two independent address generators, one for the read access and one for the write access. This must be done on a register direct with displacement base (in local environments) or by absolute addressing (in the global environment). This is explained in more detail in chapter 5 of [Bloks93b]. Global attributes can be accessed using a fixed (absolute) address in memory, and local attributes must be accessed by an offset to a base register, because local environments are dynamically allocated and the positions of local attributes are therefore not known in advance. The \textbf{ind} function can be implemented by setting the base register to its argument and then using offset 0. An array element must be accessed by computing its address, storing it in the base register, and then using offset 0. This is called indirect addressing. To allow indirect and direct addressing simultaneously (for 2-source operations) it is necessary to have 2 base registers: one always contains the start of the current local environment (standard base register) and the other can be used for indirect addressing (alternate base register). This has resulted in the schematic diagram shown in figure 3.

![Figure 3. A single address generator.](image)

The \textit{address generators} will compute access addresses for attributes under control of the \textit{μ-CTL}. Since destination addresses are not needed until the fifth cycle, they will be delayed before they are sent to the RAM. After an address is used, the base register can be loaded with the generated address. This represents a pre-add adjust mode. Since the offset can be positive or negative, it is a generalization of both pre-decrement and pre-increment modes. This mode is very useful for copying blocks of memory, which is required for some operations on structures and arrays, as well as
data I/O on the external input/output of the attribute evaluator. Summarizing, the address generators offer the following functionality ('basereg' is either standard or alternate base register):

**Output value (generated address):**
- Register based indirect addressing with displacement: 
  \[
  \text{address\_out} = \text{basereg} + \text{offset\_in}
  \]
- Absolute addressing: 
  \[
  \text{address\_out} = \text{offset\_in}
  \]

**Base register contents:**
- hold basereg at end of cycle: 
  \[
  \text{basereg} := \text{basereg}
  \]
- adding offset to basereg at end of cycle: 
  \[
  \text{basereg} := \text{basereg} + \text{offset\_in}
  \]
- loading basereg with absolute value at end of cycle: 
  \[
  \text{basereg} := \text{base\_in}
  \]

### 1.2.3 The arithmetic unit

The arithmetic unit contains a processing unit (ALU), a timer (TIME), two source selectors for the operands and several registers. The value for each operand can come from any of 7 sources, and is first stored in a pipeline register ('opr# reg') before it is used by the ALU.

The 'alu_reg' always contains the value computed by the ALU during the previous instruction and it used to resolve many source/destination pipeline conflicts. It is considered a pipeline register, since it also holds the destination operand value when such a value has to be written to RAM.

The temporary register ('temp_reg') makes efficient implementation of more complex expression possible because it can be used to hold intermediate values during expression evaluation. This register can be used freely (it is only written when explicitly specified as the destination operand of an instruction).

The carry output ('cy') plays a special role, because its value is sent to the pushdown controller as the 'enable' value at the end of a rule enable condition procedure. The ALU can execute many different operations. Some are very general and can be found in most general purpose processors. Others are specialized and not present in any
other processor. For a list of all high level (ProGrIL) operators and functions, see [Bloks93a]. A list of ALU functions is provided later in this document.

![Diagram of the arithmetic unit]

**Figure 4.** Internal architecture of the arithmetic unit.

Because the ALU function code and constant operands (coded in instruction) are generated in cycle 1 while the ALU operates in cycle 3, an additional pipeline register is required for both values ('FN_reg' and 'data_reg').

## 2 Attribute evaluator control functions

Expression operands can be divided into 5 categories:

- **category 1:** Constants
- **category 2:** Internal registers
- **category 3:** Global attributes, excluding array elements
- **category 4:** Local attributes of the current environment, excluding array elements
- **category 5:** Local attributes in other environments and array elements
Each operand category requires another method of accessing:

- **category 1:** immediate value, coded in ROM
- **category 2:** implied addressing
- **category 3:** absolute addressing, coded in ROM
- **category 4:** register direct with displacement, using base register and coded offset in ROM
- **category 5:** register with displacement indirect, using base register and ROM coded offset to find value for alternate base register. Then access target using offset 0 to alternate base (double category 4 access).

The structure of the processor allows a maximum of two operands for every function performed by the ALU. These operands can each be taken from several sources, with the following restrictions:

- Only one of the operands may be of category 1
- Only one of the operands may be from category set \{3, 4, 5\}

These restrictions are the result of hardware limitations. There is only one data field in the control ROM that can contain data for the ALU, and only one read access can be made to the attribute RAM in each cycle. In fact, these restrictions do not hold if both arguments are identical, but that situation would be rare, and will therefore not be considered a special case. The first restriction is no problem, since any operation on two constants can be precomputed at compile time, and thus eliminated. The second restriction is a problem, and requires preloading of one operand into either the temporary register or the ALU bus register. It always requires at least one additional cycle.

General MNEMONIC instruction format:

```
<alu function>
    [ <access mode><source1>
        [ , <access mode><source2>
        ]
    ]
    [ , <access mode><dest> ]
    | <flow control code> <flow control data>
```
Since there is at most one destination, and attribute RAM has a separate and fully independent write port, there are no destination access restrictions.

The access mode indicates the category of the operand. The following mnemonic symbols are defined for these categories:

<table>
<thead>
<tr>
<th>SYMBOL</th>
<th>ACCESS MODE</th>
<th>OPERATOR CATEGORY</th>
</tr>
</thead>
<tbody>
<tr>
<td>#</td>
<td>immediate</td>
<td>(category 1)</td>
</tr>
<tr>
<td>%</td>
<td>implied</td>
<td>(category 2)</td>
</tr>
<tr>
<td>&lt;none&gt;</td>
<td>absolute</td>
<td>(category 3)</td>
</tr>
<tr>
<td>^</td>
<td>reg. direct + displ.</td>
<td>(category 4)</td>
</tr>
<tr>
<td>^^</td>
<td>alt. reg. direct + displ.</td>
<td>(converted category 5)</td>
</tr>
</tbody>
</table>

Table 1. Access Mode Symbols.

For the register based access modes (4 and 5) it is possible to load the base register after an access with the address generated during that access. Actually, the offset used during the last access is added to the value in the base register and stored back in it. This can be considered as a pre-increment mode with a variable increment value. In the remainder, this mode will be referred to as 'pre-add' mode, and it will be denoted by a '+' sign preceding the access mode symbol.

Numbers can be presented in decimal or hexadecimal format. In the mnemonic output listings, all numbers will be in the hex format. To emphasize this, they will be preceded by a '$' sign, which is commonly used for this mode. For better legibility, numbers in the range 0..9 are not preceded by a '$' since these are the same in both radix systems.

Notations:
- $s, s1, s2$ = source operands
- $d$ = destination
- $w$ = width of system word and memory
- $a$ = address offset (jumps)
- $p$ = procedure number
- $v$ = constant value
- $a[b]$ = bit b of value of a ($0 = \text{LSB}$)
2.1 Source operands

<table>
<thead>
<tr>
<th>BITS</th>
<th>OPERAND</th>
<th>MNEMONIC NAME</th>
</tr>
</thead>
<tbody>
<tr>
<td>000</td>
<td>ALU bus</td>
<td>%ALU</td>
</tr>
<tr>
<td>001</td>
<td>Temp. register</td>
<td>%TEMPREG</td>
</tr>
<tr>
<td>010</td>
<td>Attribute RAM</td>
<td>&lt;num&gt; OR ^&lt;num&gt; OR ^^&lt;num&gt;</td>
</tr>
<tr>
<td>011</td>
<td>ROM</td>
<td>#&lt;num&gt;</td>
</tr>
<tr>
<td>100</td>
<td>External input</td>
<td>%EXTIN</td>
</tr>
<tr>
<td>101</td>
<td>System timer</td>
<td>%SYSTIME</td>
</tr>
</tbody>
</table>

Table 2. Bit coding and mnemonic names for source operands.

2.2 Destination operands

<table>
<thead>
<tr>
<th>BITS</th>
<th>OPERAND</th>
<th>MNEMONIC NAME</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000</td>
<td>ALU bus (none)</td>
<td>%ALU</td>
</tr>
<tr>
<td>0001</td>
<td>Temp. register</td>
<td>%TEMPREG</td>
</tr>
<tr>
<td>0010</td>
<td>Attribute RAM</td>
<td>&lt;num&gt; OR ^&lt;num&gt; OR ^^&lt;num&gt;</td>
</tr>
<tr>
<td>0011</td>
<td>External output</td>
<td>%EXTOUT</td>
</tr>
<tr>
<td>0111</td>
<td>ALU bus, hold CY</td>
<td>%ALU_HCY</td>
</tr>
<tr>
<td>1010</td>
<td>Base0 register WR</td>
<td>%WBASE0</td>
</tr>
<tr>
<td>1011</td>
<td>Base1 register WR</td>
<td>%WBASE1</td>
</tr>
<tr>
<td>1100</td>
<td>Base0 register RD</td>
<td>%RBASE0</td>
</tr>
<tr>
<td>1101</td>
<td>Base1 register RD</td>
<td>%RBASE1</td>
</tr>
<tr>
<td>1110</td>
<td>Base0 register RW</td>
<td>%RWBASE0</td>
</tr>
<tr>
<td>1111</td>
<td>Base1 register RW</td>
<td>%RWBASE1</td>
</tr>
<tr>
<td>0100</td>
<td>&lt;undefined&gt;</td>
<td></td>
</tr>
<tr>
<td>0101</td>
<td>&lt;undefined&gt;</td>
<td></td>
</tr>
<tr>
<td>0110</td>
<td>&lt;undefined&gt;</td>
<td></td>
</tr>
<tr>
<td>1000</td>
<td>&lt;undefined&gt;</td>
<td></td>
</tr>
<tr>
<td>1001</td>
<td>&lt;undefined&gt;</td>
<td></td>
</tr>
</tbody>
</table>

Table 3. Bit coding and mnemonic names for destination operands.

2.3 Address generator control

Note that in pre-add access mode, the base register adjust takes place immediately after the RAM access. Since the new base value equals the access address, this load value has already been computed which means that the load can take place at the clock edge between two accesses (i.e. it does not take any additional time).
### Flow control

<table>
<thead>
<tr>
<th>BITS</th>
<th>MODE</th>
<th>BASEREG</th>
<th>BASE NR.</th>
</tr>
</thead>
<tbody>
<tr>
<td>000</td>
<td>ind</td>
<td>hold</td>
<td>0</td>
</tr>
<tr>
<td>001</td>
<td>ind</td>
<td>hold</td>
<td>1</td>
</tr>
<tr>
<td>010</td>
<td>ind</td>
<td>pre-add</td>
<td>0</td>
</tr>
<tr>
<td>011</td>
<td>ind</td>
<td>pre-add</td>
<td>1</td>
</tr>
<tr>
<td>10x</td>
<td>abs</td>
<td>hold</td>
<td>-</td>
</tr>
<tr>
<td>110</td>
<td>abs</td>
<td>pre-add</td>
<td>0</td>
</tr>
<tr>
<td>111</td>
<td>abs</td>
<td>pre-add</td>
<td>1</td>
</tr>
</tbody>
</table>

Table 4. Bit coding for address generator control.

#### 2.4 Flow control

<table>
<thead>
<tr>
<th>BITS</th>
<th>MNEMONICS</th>
<th>FUNCTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000</td>
<td>CONT</td>
<td>pc := pc + 1</td>
</tr>
<tr>
<td>0001</td>
<td>IDLE</td>
<td>&lt;reset registers, remain idle&gt;</td>
</tr>
<tr>
<td>0010</td>
<td>JUMP a</td>
<td>pc := pc + 1 + a</td>
</tr>
</tbody>
</table>
| 0011 | JUMPC a   | if cy = 1 \(\rightarrow\) pc := pc + 1 + a; \
|      |           | \(\text{fi}\) cy = 0 \(\rightarrow\) pc := pc + 1; |
| 0100 | JUMPNC a  | if cy = 1 \(\rightarrow\) pc := pc + 1; \
|      |           | \(\text{fi}\) cy = 0 \(\rightarrow\) pc := pc + 1 + a; |
| 0101 | JUMPP p   | pc := PROC(p) |
| 0110 | RET       | pop(pc) |
| 0111 | RETC      | if cy = 1 \(\rightarrow\) pop(pc); \
|      |           | \(\text{fi}\) cy = 0 \(\rightarrow\) pc := pc + 1; |
| 1000 | INITLP v  | pc := pc + 1; push(pc), ldecnt(v) |
| 1001 | TELP      | decrct; \
|      |           | if cntzero \(\rightarrow\) pop(); pc := pc + 1; \
|      |           | \(\text{fi}\) --cntzero \(\rightarrow\) pc := tos(); |
| 1010 | EXITLP a  | pop(), pc := pc + 1 + a |
| 1011 | EXITLPC a | if cy = 1 \(\rightarrow\) pop(), pc := pc + 1 + a; \
|      |           | \(\text{fi}\) cy = 0 \(\rightarrow\) pc := pc + 1; |
| 1100 | CALL p    | push(pc + 1), pc := PROC(p) |
| 1101 | CALLC p   | if cy = 1 \(\rightarrow\) push(pc + 1), pc := PROC(p) \
|      |           | \(\text{fi}\) cy = 0 \(\rightarrow\) pc := pc + 1; |
| 1100 .. 1111 |         | <undefined> |

Table 5. Bit coding, mnemonics and semantics for flow control functions.
### 2.5 ALU functions and operands

<table>
<thead>
<tr>
<th>Bits</th>
<th>Mnemonics</th>
<th>Operation</th>
</tr>
</thead>
<tbody>
<tr>
<td>00000</td>
<td>ADD</td>
<td>$s_1, s_2, d \quad \text{cy, } d := s_1 + s_2$</td>
</tr>
<tr>
<td>00001</td>
<td>UNPK</td>
<td>$s_1, s_2, d \quad \text{d := unpk}(s_1, s_2[w-1], s_2[0..w/2 - 1], s_2[w/2..w-2])$</td>
</tr>
<tr>
<td>00010</td>
<td>SUB</td>
<td>$s_1, s_2, d \quad \text{cy, } d := s_1 - s_2$</td>
</tr>
<tr>
<td>00011</td>
<td>CPLC</td>
<td>$\text{cy := } -\text{cy}$</td>
</tr>
<tr>
<td>00100</td>
<td>GT</td>
<td>$s_1, s_2 \quad \text{cy := } s_1 &gt; s_2$</td>
</tr>
<tr>
<td>00101</td>
<td>GTE</td>
<td>$s_1, s_2 \quad \text{cy := } s_1 \geq s_2$</td>
</tr>
<tr>
<td>00110</td>
<td>LT</td>
<td>$s_1, s_2 \quad \text{cy := } s_1 &lt; s_2$</td>
</tr>
<tr>
<td>00111</td>
<td>LTE</td>
<td>$s_1, s_2 \quad \text{cy := } s_1 \leq s_2$</td>
</tr>
<tr>
<td>01000</td>
<td>EQ</td>
<td>$s_1, s_2 \quad \text{cy := } s_1 = s_2$</td>
</tr>
<tr>
<td>01001</td>
<td>NEQ</td>
<td>$s_1, s_2 \quad \text{cy := } s_1 \neq s_2$</td>
</tr>
<tr>
<td>01010</td>
<td>AFTER</td>
<td>$s_1, s_2 \quad \text{cy := } s_1 \text{ after } s_2 { (s_2 - s_1)(w-1) }$</td>
</tr>
<tr>
<td>01011</td>
<td>GETC</td>
<td>$s_1, s_2 \quad \text{cy := } s_2[s_1]$</td>
</tr>
<tr>
<td>01100</td>
<td>ANDC</td>
<td>$s_1, s_2 \quad \text{cy := } cy \land s_2[s_1]$</td>
</tr>
<tr>
<td>01101</td>
<td>ORC</td>
<td>$s_1, s_2 \quad \text{cy := } cy \lor s_2[s_1]$</td>
</tr>
<tr>
<td>01110</td>
<td>PUTNC</td>
<td>$s, d \quad \text{d := } -\text{cy} &lt;&lt; s$</td>
</tr>
<tr>
<td>01111</td>
<td>PUTC</td>
<td>$s, d \quad \text{d := } cy &lt;&lt; s$</td>
</tr>
<tr>
<td>10000</td>
<td>SETB</td>
<td>$s_1, s_2, d \quad \text{d := } s_2 \text{ bitor } (1 &lt;&lt; s_1)$</td>
</tr>
<tr>
<td>10001</td>
<td>CLRBB</td>
<td>$s_1, s_2, d \quad \text{d := } s_2 \text{ bitand } (\text{bitnot } (1 &lt;&lt; s_1))$</td>
</tr>
<tr>
<td>10010</td>
<td>MOVE</td>
<td>$s, d \quad \text{d := } s$</td>
</tr>
<tr>
<td>10011</td>
<td>MUL</td>
<td>$s_1, s_2, d \quad \text{d := } s_1 \ast s_2$</td>
</tr>
<tr>
<td>10100</td>
<td>SHL</td>
<td>$s_1, s_2, d \quad \text{cy, } d := s_1 &lt;&lt; s_2 \text{ (undefined for } s_2 &gt; w) }$</td>
</tr>
<tr>
<td>10101</td>
<td>SHR</td>
<td>$s_1, s_2, d \quad \text{cy, } d := s_1 &gt;&gt; s_2 \text{ (undefined for } s_2 &gt; w) }$</td>
</tr>
<tr>
<td>10110</td>
<td>SHLCL</td>
<td>$s, d \quad \text{d := } (s &lt;&lt; 1) + \text{cy, } cy := s[w-1]$</td>
</tr>
<tr>
<td>10111</td>
<td>SHRCL</td>
<td>$s, d \quad \text{d := } (s &gt;&gt; 1) + (cy &lt;&lt; (w - 1)), \text{cy := } s[0]$</td>
</tr>
<tr>
<td>11000</td>
<td>AND</td>
<td>$s_1, s_2, d \quad \text{d := } s_1 \text{ bitand } s_2$</td>
</tr>
<tr>
<td>11001</td>
<td>OR</td>
<td>$s_1, s_2, d \quad \text{d := } s_1 \text{ bitor } s_2$</td>
</tr>
<tr>
<td>11010</td>
<td>XOR</td>
<td>$s_1, s_2, d \quad \text{d := } s_1 \text{ bitor } s_2$</td>
</tr>
<tr>
<td>11011</td>
<td>CHK</td>
<td>$s_1, s_2 \quad \text{if } (s_1 &lt; 0) \lor (s_1 \geq s_2) \rightarrow \text{error}$ ; $\begin{cases} \text{if } 0 \leq s_1 &lt; s_2 \rightarrow \text{skip} ; \ \text{if } s_1 \geq s_2 \rightarrow \text{d := } s_1 \text{ div } s_2 ; \ \text{if } s_1 &lt; 0 \rightarrow \text{d := } s_2 - 1 - (\text{bitnot}(s_1) \text{ mod } s_2) ; \ \text{if } 0 \leq s_1 &lt; s_2 \rightarrow \text{d := } s_1 ; \ \end{cases}$</td>
</tr>
<tr>
<td>11100</td>
<td>DIV</td>
<td>$s_1, s_2, d \quad \text{d := } s_1 \text{ div } s_2$</td>
</tr>
<tr>
<td>11101</td>
<td>MOD</td>
<td>$s_1, s_2, d \quad \text{d := } s_1 \text{ mod } s_2$</td>
</tr>
<tr>
<td>11110</td>
<td>XSGN</td>
<td>$s_1, s_2, d \quad \text{d[0..s_2]} := s_1[0..s_2] ; \text{d[s_2+1]} \ldots \text{d[w-1]} := s_1[s_2]$</td>
</tr>
<tr>
<td>11111</td>
<td>WRAP</td>
<td>$s_1, s_2, d \quad \text{if } s_1 \geq s_2 \rightarrow \text{d := } s_1 \text{ mod } s_2 ; \ \text{if } s_1 &lt; 0 \rightarrow \text{d := } s_2 - 1 - (\text{bitnot}(s_1) \text{ mod } s_2) ; \ \text{if } 0 \leq s_1 &lt; s_2 \rightarrow \text{d := } s_1$ ;</td>
</tr>
</tbody>
</table>

Table 6. Bit coding, mnemonics and semantics for ALU operations.
3 Microcode generation

Microcode generation for the pascal type expressions of the protocol grammar is quite difficult, because there are so many different types of attributes. Each of the 5 categories mentioned above requires another way to access it, but for attribute references (category 3, 4 and 5), the position and size of the attributes also has to be taken into account. An attribute can occupy a whole memory word (simple types), a partial memory word (structure fields) starting at any bit offset, or more than a whole word (structures and arrays). All of these cases require different strategies for accessing such a variable. In the following sections a method for handling these cases will be presented.

In all cases, the generation of code to evaluate a subexpression can be omitted if the subexpression is a constant or a simple reference to an attribute, which is not an array element. Instead, the subexpression can be compiled directly into a single operand of the parent expression. This is not a necessary step, but it will generate much better code (more optimized). In the sequel, this type of optimization will not be mentioned explicitly to keep the descriptions as simple as possible. However, in practice optimization steps are performed whenever appropriate.

3.1 Long attributes

These are variables that occupy more than one whole word in memory. This can only be the case for structures and arrays. There are only 4 types of expressions that can return or operate on a whole structure:

- simple assignment: \( a := b \)
- bit test function: \( a := \text{tstb}(x, b) \)
- bit set function: \( a := \text{setb}(x, b) \)
- bit clear function: \( a := \text{clrb}(x, b) \)

The latter two can be rewritten as a simple assignment (\( a := b \)), followed by evaluating the expression for \( x \), computing the word address and bit number of bit \( x \) in \( a \), and finally performing the requested operation. The bit test function can be evaluated similarly by evaluating \( b \) into a temporary variable space \( t \) (\( t := b \)) and performing the test operation on \( t \) (\( b \) can be a complex expression). Therefore, the only expression type of concern here is the simple assignment. Since structures always start at bit position 0 of a memory word, all words except the last can simply be copied from source to destination. Only the last word of the destination should be
masked if some of its bits belong to other variables, which can be the case if and only if the destination is itself a field of a structure.

3.2 Short and packed attributes

Short attributes are attributes whose actual size (number of bits) is less than the number of bits in a memory word. This is the case for booleans, octets, ranges, etc. Since attributes always start at a word boundary in memory, short attributes will still occupy a whole word. Only fields of structures are tightly packed to fit as many fields together in each memory word as possible, with the exception that structures and all array elements always start at a word boundary, even if they are fields of a structure. A packed variable is a variable that actually occupies less than a whole word in memory, i.e. at least one of the bits of its memory location belongs to another variable.

A short attribute is stored in a location where some of the bits are undefined. This is inconvenient for accessing these attributes, because the unwanted bits have to be masked, before the value can be used for any operation (always word based). The only good solution is to specify that the unused bits in short but unpacked attributes always have a value, such that accessing the attribute as a word will also return the proper value. This can be guaranteed by a proper assignment coding algorithm, which simply sets unused bits to zero (for unsigned variables) or sign extends the store value to full word length before storing it (for signed variables).

A packed attribute must first be unpacked before it can be used. Unpacking an attribute consists of reading the value from the location where it is stored, then shifting this value right so that the attribute appears at bit position zero, and finally either setting all bits that do not belong to the attribute to zero (if it is unsigned) or sign extending the variable to the full word length (for signed variables).

Assigning a value to a packed attribute is even more difficult. The destination location must first be read, and all bits that do belong to the target attribute must be set to zero. Then the value to be stored must be shifted left to the corresponding bit position and masked so that it can not overwrite any bits not belonging to the target. Then the destination and new value are merged by ORing and finally the result is stored at the destination location.

Furthermore, a wrapping mechanism will make sure that every value assigned to an attribute will be within the value range specified for that attribute.
3.3 Word sized attributes

Word sized attributes are easy to access. They occupy exactly one whole memory location, which can be accessed either by absolute addressing or by register direct with displacement. No packing or unpacking is required. The internal registers and constants (category 1 and 2) operands do not require any additional processing since they are also one word wide and never packed.

3.4 Microcode generation for attribute expressions

To describe the mechanism used for generation of microcode, a few abstract data types and definitions have to be introduced:

3.4.1 Access mode of an operand

An AccessMode is a set type representing the method to be used for accessing an operand. It has the following elements:

\[
\text{AccessMode} = \{ \text{noAccess, immediate, internal, absolute, stdBase, altBase, deref} \}
\]

which mean:

- **noAccess**: inaccessible in attribute RAM in current situation
- **immediate**: operand is constant value, coded in instruction
- **internal**: operand is internal register, implied coding in instruction
- **absolute**: operand is attribute, use fixed address (coded in instruction)
- **stdBase**: operand is attribute, use standard base register plus offset
- **altBase**: operand is attribute, use alternate base register plus offset
- **deref**: operand is attribute, address can be found at location accessible from standard base plus offset.

For accessing variables, it is necessary to have information about their position (offset in segment) and their size (number of bits) as well. The following functions return respectively the access mode, the offset the needed bit size and the actual bit size of any attribute represented by a type VarID:

- **AM**: \( \text{VarID} \rightarrow \text{AccessMode} \) [method for access]
- **VO**: \( \text{VarID} \rightarrow \text{Integer} \) [whole var. offset in workspace in words]
- **AO**: \( \text{VarID} \rightarrow \text{Integer} \) [field offset from start of variable in bits]
- **VNB**: \( \text{VarID} \rightarrow \text{Integer} \) [needed no. of bits]
- **TNB**: \( \text{VarID} \rightarrow \text{Integer} \) [allocated no. of bits]
3.4.2 Operand references

An operand_ref is an abstract data type representing any allowed operand in any microcode instruction. It has one of the following forms:

- \( ()_{\text{nop}} \) representing the absence of an operand (empty)
- \( (v)_{\text{con}} \) with \( v \in \mathbb{Integer} \) representing a constant with value \( v \)
- \( (nr)_{\text{tw}} \) with \( nr \in \mathbb{Integer} \) representing the temporary variable stored at offset \( nr \) in the space available for storage of temporary variables.
- \( (rn)_{\text{int}} \) with \( rn \in \text{Name} \) representing the internal register, whose name is \( rn \)
- \( (vn, vo, s, v, t, am, vl)_{\text{ext}} \)
  with: \( vn \in \text{VarID} \)
  - \( vo, s, v, t \in \mathbb{Integer} \)
  - \( am \in \text{AccessMode} \)
  - \( vl \in \text{Boolean} \)
  representing the (field of the) attribute whose name is \( vn \), beginning at bit position \( s \) from the start of the whole attribute (which starts at word offset \( vo \) in the workspace), actually needing \( v \) bits, but occupying \( t \) bits in memory, accessible using mode \( am \). If \( vl \) is true, then the operand_ref refers to the value of the variable, otherwise it refers to its location (for unpacking).

The above functions and data types are related by the conversion function:

\[ \text{varopr}: \text{VarID} \rightarrow \text{operand_ref} \]

defined by:

\[ \text{varopr}(vn) = (vn, VO(vn), AO(vn), VNB(vn), TNB(vn), AM(vn), true)_{\text{ext}} \]

3.4.3 Detection of packed operands

Next, a function named \textit{packed} is introduced:

\[ \text{packed}: \text{operand_ref} \times \text{accesstype} \rightarrow \text{boolean} \]

where: \( \text{accesstype} \in \{ \text{readAccess, writeAccess} \} \)
The function packed returns a boolean result indicating whether or not the variable it received as an argument is considered packed for the given type of access, i.e:

\[
\text{packed}(op, at) = \\
\begin{cases} 
\text{true} & \text{if } \text{op} :: (\ldots, s, v, t, \ldots, v) \text{ and } \text{at} = \text{readAccess} \\
\text{false} & \text{otherwise} 
\end{cases} \\
\]

\[
\begin{align*}
& \text{vl} \land ((s \mod \text{syswidth} \neq 0) \lor (t \neq \text{syswidth})) \\
& \text{vl} \land ((s \mod \text{syswidth} \neq 0) \lor (v \neq \text{syswidth})) \\
& \text{fi} \\
\end{align*}
\]

\[
\text{fi}
\]

Note: The system constant \text{syswidth} is defined to be equal to the width of the system data path (memory, alu, buses, etc.).

To refer to the value of an unpacked word sized operand, a function named \text{value} is defined that will return this value.

\[
\text{value}: \text{operand_ref} \rightarrow \text{Integer}
\]

Some of the functions to be defined next will generate output in the form of microcode. This output can be either text or binary code. In either case, it will be referred to as microcode, and a procedure \text{execute} is introduced that will accept any microcode and execute it.

\[
\text{microcode} = \text{‘a sequence of ascii characters’ or ‘a sequence of binary codes’ representing an executable program for the PPDA.}
\]

\[
\text{execute}: \text{microcode} \rightarrow \{ \}
\]

The unpack procedure is defined as follows: given a source \text{operand_ref} (src) and a destination \text{operand_ref} (dst), it generates microcode to unpack ‘src’ into ‘dst’.

\[
\text{unpack}: \text{operand_ref} \times \text{operand_ref} \rightarrow \text{microcode}
\]

\[
\text{unpack}(\text{src}, \text{dst}):
\]
execute(unpack(src, dst))
{ ~packed(dst) ∨ value(dst) = value(src) }

The implementation of unpack will be described later.

3.4.4 Low level instruction generator

Some other data types are defined for the description of the lowest level instruction generation process. The first data type is called InstrOpr and it has one of the following formats:

\[(am, offs)_{ram}: \text{am} \in \{ \text{stdb, altb, stdbpincr, altpincr, abs0, abs1, abs0pincr, abs1pincr} \}, \text{is the access mode to generate.} \]
\[\text{offs} \in \text{Integer, is the fixed address or offset for the access.} \]

\[(nr, offs)_{tmpv}: \text{nr} \in \text{Integer, is the offset for the temporary variable.} \]
\[\text{offs} \in \text{Integer, is the offset for access to the temp. var.} \]

\[(rn)_{init}: \text{rn} \in \text{Name, is the internal register whose name is rn.} \]

\[(d)_{imme}: \text{d} \in \text{Integer, is a constant with value d.} \]

\[0\text{\_noam}: \text{an empty (missing) operand} \]

The second new data type is called FlowCtl and has only one format:

\[(fc, fl)_{flow}: \text{fc} \in \{ \text{cont, idle, jump, jumpnc, jumpp, ret, retc, initlp, telp, exitlp, exitlpc, call, callc} \}, \text{is the flow control function.} \]
\[\text{fl} \in \text{Name, is a label representing flow data (only required for some flow control functions).} \]

The third new data type is simply the collection of all possible alu functions as defined in table 6. It is called ALUFunc.

Now, a function is defined that will return (generate) a complete instruction (mnemonic and/or binary code), when given an alu function, source and destination operands and flow control information as arguments.

\[\text{GenInstr: ALUFunc } \times \]
\[\text{InstrOpr } \times \text{InstrOpr } \times \text{InstrOpr } \times \]
\[\text{FlowCtl} \]
\[\rightarrow \text{microcode} \]
3.4.5 Operand class

A very important piece of information for any operand_ref is its access mode. Since the access mode of an operand is referred to very often, a function is defined that will return the access mode of any operand. It will be called \texttt{class}.

\texttt{class: operand\_ref \rightarrow AccessMode}

It is defined as follows:

\begin{align*}
\text{class}(\text{nop}) &= \text{noAccess} \\
\text{class}(\text{v}_\text{con}) &= \text{immediate} \\
\text{class}(\text{nr}_\text{tv}) &= \text{stdBase} \\
\text{class}(\text{rn}_\text{inv}) &= \text{internal} \\
\text{class}(\ldots, \ldots, \text{am}, \ldots)_\text{ext} &= \text{am}
\end{align*}

3.4.6 Operand locations and read/write accessing

Next, a few more code generation aid functions will be introduced. The function \texttt{OO} will return the location of a variable either as an offset (in the current workspace) or as an absolute address (in the global segment).

\texttt{OO: operand\_ref \rightarrow Integer}

It is defined as follows:

\begin{align*}
\text{OO}(\text{nop}) &= 0 \\
\text{OO}(\text{v}_\text{con}) &= 0 \\
\text{OO}(\text{nr}_\text{tv}) &= \text{nr} + \text{TempSpaceOffset} \\
\text{OO}(\text{rn}_\text{inv}) &= 0 \\
\text{OO}(\ldots, \text{vo}, \ldots, \text{am}, \ldots)_\text{ext} &= \\
\quad \text{if am = absolute} &\rightarrow \text{vo} + (s \div \text{syswidth}) \\
\quad \text{am = stdBase} &\rightarrow \text{vo} + (s \div \text{syswidth}) \\
\quad \text{am = altBase} &\rightarrow s \div \text{syswidth} \\
\quad \text{am = deref} &\rightarrow \text{vo} \\
\end{align*}

where TempSpaceOffset is the offset for the first location in the current workspace that is available for storage of temporary variables.
The function $GV$ will convert an operand_ref for a word sized (unpacked) operand to an InstrOpr data type for use by the GenInstr function.

$$GV: \text{operand_ref} \rightarrow \text{InstrOpr}$$

$GV$ does not accept packed attributes or attributes that occupy more than one word in memory, because it simply calculates the address or offset of the memory word where the first bit of the operand is stored.

This is how the mapping function $GV$ is defined:

$$GV(\text{onop}) = \text{onop} ;$$
$$GV(\text{v}_{\text{con}}) = \text{(v)}_{\text{imme}} ;$$
$$GV(\text{nr}_{\text{nu}}) = \text{(nr, OO((nr}_{\text{nu}))_{\text{mpu}}} ;$$
$$GV(\text{rn}_{\text{int}}) = \text{(rn)}_{\text{int}} ;$$
$$GV(\text{. , vo, s, . , . , am, .} ~/_{\text{exr}}) =$
  \begin{align*}
  & \text{if am = absolute } \rightarrow \text{(abs0, OO(., vo, s, . , . , am, .} ~/_{\text{exr}})_{\text{ram}}} ; \\
  & \text{if am = stdBase, deref } \rightarrow \text{(stdb, OO(., vo, s, . , . , am, .} ~/_{\text{exr}})_{\text{ram}}} ; \\
  & \text{if am = altBase } \rightarrow \text{(altb, OO(., vo, s, . , . , am, .} ~/_{\text{exr}})_{\text{ram}}} ; \\
  & \text{fi}
  \end{align*}$$

To access the destination operand a similar function is used, called $PV$. The function $PV$ can only access unpacked word sized destination operands. It is identical to $GV$ except for constants, which can never be the destination of an operation.

$$PV: \text{operand_ref} \rightarrow \text{InstrOpr}$$

This is how the mapping function $PV$ is defined:

$$PV(\text{op}) = \text{if op :: (.)}_{\text{con}} \rightarrow \text{(onop) ; }$$
$$\text{fi}$$

Next, the third code generation function is defined. It is called ShallowCompile and functions as an interface between higher level compiler functions and the low level GenInstr function. ShallowCompile converts an ALU function with operands and flow control into microcode.
ShallowCompile: ALUFunc ×
    operand_ref × operand_ref × operand_ref × FlowCtrl
→ microcode

ShallowCompile (opr, s1, s2, d, fflow) =
    GenInstr(opr, GV(s1), GV(s2), PV(d), fflow);

3.4.7 Setting up base registers for the address generators

The alternate read and write base registers are used for every read or write access to passed attributes and array elements, for multi word attribute copying (structures) and for input and output data transfers to and from the external data path connected to the Attribute Evaluator. Therefore they are used quite often and generating code for setting those registers up for an access has been implemented in a specialized function called SetupAltBase. To define it, yet another data type is introduced:

basetype = { rdb, wrb, rwb }
is a set of values representing alternate read, alternate write or both base registers.

And the function definition is:

SetupAltBase: operand_ref × operand_ref × basetype
→ operand_ref × microcode

SetupAltBase generates code to compute the target address (where the first operand can be found in attribute RAM), to add that address to the second operand and to store the result in the requested alternate base register(s). In most cases, this will take just one microcode instruction, but in some cases it takes two. Furthermore, it will return an operand_ref which is identical to the first argument but with an access mode that has been changed to reflect the change in the alternate base register (i.e. the operand is now accessible using an offset to the alternate base). The function result of SetupAltBase is a pair whose second element, denoted by (. , .)[2] is microcode, and whose first element (. , .)[1] is an operand_ref.

call(SetupAltBase(x, d, bt)[2]) has the following effect:

if x :: (.)_con ∨ x :: (.)_int → basel := base0 + value(x) + value(d);
[] x :: (n)_mu → basel := base0 + OO(x) + value(d);
Intermediate level instruction generation

\[ x :: (, , , , , , , , , , , , )_{ext} \rightarrow \]
\[ \text{if } \text{class}(x) = \text{absolute} \rightarrow \text{base1} := \text{OO}(x) + \text{value}(d); \]
\[ \text{if } \text{class}(x) = \text{stdBase} \rightarrow \text{base1} := \text{base0} + \text{OO}(x) + \text{value}(d); \]
\[ \text{if } \text{class}(x) = \text{deref} \rightarrow \text{base1} := \text{MEM}(	ext{OO}(x) + \text{base0}) + \text{value}(d); \]
\[ \text{if } \text{otherwise} \rightarrow \text{skip} \]
\[ \text{fi} \]
\[ \text{fi} \]

where MEM(a) returns the value stored at RAM location ‘a’.

The first function result element, the new operand_ref is defined as follows:

SetupAltBase(x, , , , )[1] =
\[ \text{if } x :: (.)_{con} \lor x :: (.)_{int} \lor x :: (.)_{tw} \rightarrow x ; \]
\[ \text{if } x :: (vn, vo, s, v, t, am, vl)_{ext} \rightarrow \]
\[ \text{if } \text{am} = \text{absolute} \rightarrow (vn, vo, 0, v, t, \text{altBase}, vl)_{ext} ; \]
\[ \text{if } \text{am} = \text{stdBase} \rightarrow (vn, vo, 0, v, t, \text{altBase}, vl)_{ext} ; \]
\[ \text{if } \text{am} = \text{deref} \rightarrow (vn, vo, s, v, t, \text{altBase}, vl)_{ext} ; \]
\[ \text{if } \text{otherwise} \rightarrow \text{skip} \]
\[ \text{fi} \]
\[ \text{fi} \]

Here, base1 is the value in the alternate read, write or both register(s), depending on the basetype argument. Similarly, base0 represents the current value of the standard base registers (these are always equal to each other).

Actually, the value of the base registers can not be read back from them. Therefore, the value for base0 must be stored in a so called shadow location in RAM. This is done in the system segment, which must be accessed using absolute addressing mode.

3.4.8 Intermediate level instruction generation

Now the microcode compilation process can be defined in terms of the functions and procedures described above. The following list shows all possible combinations of source operand types, and the resulting microcode. Note that this list is for both operations requiring zero, one or two operands (if either source or destination operand is not required, the corresponding InstrOpr argument will be )_{nop} and the access class value will be 0.
Consider a function $Compile$ that will map an ALU function with at most 2 source operands and 1 unpacked word sized destination operand to microcode. The function $Compile$ can be defined recursively. Operations with packed attribute operands (classes absolute, stdBase, altBase and deref) can be compiled by performing some preprocessing, and then calling $Compile$ again with simpler arguments. A final argument to this function gives the flow control function that should be generated at the very last instruction generated by this call to $Compile$.

$\text{Compile} \colon \text{ALU function} \times \\
\quad \text{operand_ref} \times \text{operand_ref} \times \text{operand_ref} \times \\
\quad \text{FlowCtl} \\
\rightarrow \text{microcode}$

$\text{Compile} (\text{opr}, s1, s2, d, ff)$ will now be defined. The output varies according to the operand access modes, but from a higher level the following mode sets must be distinguished (and require different preprocessing):

- set 1: \{ noAccess, immediate, internal \}
- set 2: \{ absolute, stdBase, altBase \}
- set 3: \{ deref \}

There are 9 set combinations, and for 7 of those a different strategy for code output is necessary.

A) $\text{class}(s1) \in \text{set1} \land \text{class}(s2) \in \text{set1}$

$\textbf{Note:}$ the subcase $\text{class}(s1) = \text{immediate} \land \text{class}(s2) = \text{immediate}$ should (and will) not occur, since:

- a) hardware does not support it and
- b) the high level expression compiler will precompute constant expressions.

\[ \text{compile} (\text{opr}, s1, s2, d, ff) \equiv \text{shallowcompile} (\text{opr}, s1, s2, d, ff) \]

B) $\text{class}(s1) \in \text{set2} \land \text{class}(s2) \in \text{set1}$

\[ \text{compile} (\text{opr}, s1, s2, d, ff) = \\
\quad \text{if } \text{packed}(s1, \text{readAccess}) \rightarrow \\
\qquad \text{if } (\text{opr} = \text{MOVE}) \land (\text{class}(d) \notin \{ \text{deref}, \text{altBase} \}) \rightarrow \text{unpack}(s1, d); \\
\qquad [ (\text{opr} \neq \text{MOVE}) \lor (\text{class}(d) \notin \{ \text{deref}, \text{altBase} \}) ] \rightarrow \]
Intermediate level instruction generation

I

\[\text{unpack}(s_1, (\text{ALU})_{\text{inp}});\]
\[\text{compile}(\text{opr}, (\text{ALU})_{\text{inp}} s_2, d, ff);\]
\]
fi
\[\neg \text{-packed}(s_1, \text{readAccess}) \rightarrow \text{shallowcompile}(\text{opr}, s_1, s_2, d, ff);\]
fi

C) \texttt{class}(s_1) \in \text{set3} \land \texttt{class}(s_2) \in \text{set1} \cup \text{set2}

\text{compile}(\text{opr}, s_1, s_2, d, ff) =
\[
\begin{cases}
\quad \text{s}_1 := \text{setupaltbase}(s_1, (),\text{rdb})[1]; \\
\quad \text{compile}(\text{opr}, s_1, s_2, d, ff);
\end{cases}
\]

D) \texttt{class}(s_1) \in \text{set1} \land \texttt{class}(s_2) \in \text{set2}

This case is identical to B when s1 is swapped with s2.

\text{compile}(\text{opr}, s_1, s_2, d, ff) =
\[
\begin{cases}
\quad \text{if} \ \text{packed}(s_2, \text{readAccess}) \rightarrow \\
\quad \quad \text{if} \ (\text{opr} = \text{MOVE}) \land (\text{class}(d) \not\in \{\text{deref, altBase}\}) \rightarrow \text{unpack}(s_2, d); \\
\quad \quad \neg (\text{opr} \neq \text{MOVE}) \lor (\text{class}(d) \in \{\text{deref, altBase}\}) \rightarrow \\
\quad \quad \quad \text{if} \ \text{unpack}(s_2, (\text{ALU})_{\text{inp}}); \\
\quad \quad \quad \text{compile}(\text{opr}, s_1, (\text{ALU})_{\text{inp}} d, ff);
\end{cases}
\]
fi
\[
\begin{cases}
\quad \text{if} \ \text{packed}(s_2, \text{readAccess}) \rightarrow \text{shallowcompile}(\text{opr}, s_1, s_2, d, ff); \\
\end{cases}
\]
fi

E) \texttt{class}(s_1) \in \text{set2} \land \texttt{class}(s_2) \in \text{set2}

\text{compile}(\text{opr}, s_1, s_2, d, ff) =
\[
\begin{cases}
\quad \text{if} \ \neg \text{packed}(s_1, \text{readAccess}) \land \neg \text{packed}(s_2, \text{readAccess}) \rightarrow \\
\quad \quad \text{compile}(\text{MOVE}, s_1, (), (\text{ALU})_{\text{inp}}, (\text{cont, '}')_{\text{flow}}); \\
\quad \quad \text{compile}(\text{opr}, (\text{ALU})_{\text{inp}} s_2, d, ff);
\end{cases}
\]
\[
\begin{cases}
\quad \text{if} \ \text{packed}(s_1, \text{readAccess}) \land \neg \text{packed}(s_2, \text{readAccess}) \rightarrow \\
\quad \quad \text{unpack}(s_1, (\text{ALU})_{\text{inp}}); \\
\quad \quad \text{compile}(\text{opr}, (\text{ALU})_{\text{inp}} s_2, d, ff);
\end{cases}
\]
Intermediate level instruction generation

\[
\begin{aligned}
\text{s1 := setupaltbase(s1, (f)nop, rdb)[1];} \\
\text{compile(opr, s1, (f)nop, (TEMPREG)int, (cont, \text{"}f\text{lw}\);)}
\end{aligned}
\]

\[
\begin{aligned}
\text{s1 := setupaltbase(s1, (f)nop, rdb)[1];} \\
\text{unpack(s1, (TEMPREG)int);} \\
\text{compile(opr, (TEMPREG)int, s2, d, ff);}
\end{aligned}
\]

This concludes a full list of all possible combinations of packed and unpacked operands of all classes. The code generating function \textit{unpack} can now be defined in terms
of compile. The expansion of a ‘v’ bit variable into a full word length is done using a function called expand, which will also be defined in terms of compile.

3.4.9 Unpacking operands

For unsigned sources, expand uses a masking function to force all bits of a word that do not belong to the target attribute to zero, and for signed sources, it sign extends the source to a full word length.

\[
\text{mask: Integer} \times \text{Integer} \rightarrow \text{Integer} \\
\text{mask}(a, b) \equiv ((1 << b) - 1) << a \{ \text{bits } a \ldots a+b-1 \text{ are logic } 1 \}
\]

\[
\text{signed: VarID} \rightarrow \text{Boolean} \\
\text{signed(vn)} \leftrightarrow \text{‘vn is a signed variable’}
\]

\[
\text{expand: operand_ref} \times \text{operand_ref} \times \text{Integer} \times \text{Boolean} \rightarrow \text{microcode}
\]

\[
\text{expand}(s, d, nrbits, s\_signed) = \\
\text{if } s\_signed \rightarrow \text{compile}(XSGN, s, (nrbits - 1)_{con}, d, (\text{cont, ‘’)}_flu) \\
\text{[]} \rightarrow \text{signext} \rightarrow \text{compile}(AND, s, \text{mask}(0, nrbits), d, (\text{cont, ‘’)}_flu) \\
\text{fi}
\]

Unpack((vn, vo, s, v, t, a, ...)_{ext}, d) =

\[
\text{if } s \mod \text{syswidth} \neq 0 \rightarrow \\
\text{[ h: Integer |} \\
\text{h := s mod syswidth + ((v - 1) \ll \text{syswidth div } 2);} \\
\text{if signed(vn) \rightarrow h := h + (1 \ll \text{syswidth - 1});} \\
\text{[]} \rightarrow \text{skip} \\
\text{fi;} \\
\text{compile(UNPK, (vn, vo, s, v, t, a, false)_{ext}, (h)_{con}, d, (cont, ‘’)_flu);} \\
\text{]} \\
\text{[] s mod syswidth = 0 \rightarrow} \\
\text{[ expand((vn, vo, s, v, t, a, false)_{ext}, d, v, signed(vn))} \\
\text{]} \\
\text{fi}
\]

As can be seen from this code, unpack only uses the internal ALU bus for its operation and therefore does not change the value of the internal temp_reg register, nor does it use any temporary variables. The special opcode UNPK has the effect as described in table 6 as a function \textit{unpk} with a number of arguments:
unpk: Integer × Boolean × Integer × Integer → microcode

unpk(val, signed, firstbit, highbit) =
   if signed → \texttt{xsgn}(val \gg \text{firstbit, highbit})
   [] ==signed → \texttt{bitand}(val \gg \text{firstbit, mask}(0, \text{highbit } + 1))
   fi

where ‘\gg’ represents a shift right operation and \texttt{xsgn} is the sign extension operation as defined by the corresponding ALU function.

3.4.10 Class dependent destination operand handling

As stated at the introduction of the compile function, it can only handle unpacked (word sized) destination operands, because the code it generates simply writes the result to the destination as a whole word. Therefore, some preprocessing is required if the destination operand is anything else but unpacked and word sized. The destination operand can never be a multiple word sized operand because those types of expressions are handled separately, as explained before. The only cases in which preprocessing is required are therefore those where the destination is packed or where its access mode is deref (or both). Note that internal registers and temporary variables are never packed.

In case the destination's access mode is \texttt{deref}, the only preprocessing required is to set up the alternate base register for write access to the start location of the destination operand. The call to \texttt{GenInstr} in the deepest level of compile will then automatically compile a write access relative to the alternate write base register with offset 0.

In case the destination operand is packed but does not have access mode deref, it is first changed into the operand \texttt{(TEMPREG)$_{\text{inp}}$} which means that the result of the operation will be left in that internal register. From there, it is packed into the real destination by a special function called \texttt{pack}. This function will be defined below.

Finally, in case the destination is a packed operand with access mode deref, the same actions are taken as in the previous case, but just before calling \texttt{pack} the alternate write and read base registers are set up to the start of the destination operand. Packing requires both a read and a write access to the destination, which is why both alternate registers must be set up.
3.4.11 Packing operands

The pack procedure is defined as follows. It takes a source operand_ref (src) and a starting bit number in src, a destination operand_ref and (since it is often the last step for an expression) final flow control data, and generates microcode for the packing of 'src' into 'dst'.

\[
\text{pack: operand_ref} \times \text{Integer} \times \text{operand_ref} \times \text{FlowCd} \rightarrow \text{microcode}
\]

\[
\text{pack(src, fb, dst, ff)}:
\]

\[
\begin{align*}
&\{ \neg \text{packed(src)} \} \\
&\text{execute(pack(src, fb, dst, ff))} \\
&\{ \text{packed(dst)} \land \text{value(dst)} = \text{value(src)} \}
\end{align*}
\]

The exact operation of pack depends on the types of the variables it operates on. In general, unpacking and packing variables is an expensive operation, which is why it must be performed as little as possible. Packing is only necessary for assigning values, whereas unpacking is necessary for every read access to a short variable. Although packed variables must always be unpacked, there is a way to dramatically reduce the necessity of unpacking the short variables (those variables that occupy a whole word in memory, but actually use less). If it is guaranteed that accessing short variables as words will return the same value as accessing through unpack, the unpack is no longer necessary for these cases. This guarantee can in fact be made, if for every assignment to such a variable, the value to be stored is expanded first. The pack procedure will do this for short variables.

3.4.12 Automatic assignment value wrapping

It was also stated that it would be impossible to assign values to an attribute that are outside the specified range for that attribute. For example, assigning -4 to a range variable <-2..+6> would actually assign +5 (wrapping). This is generalization of the well known modulo N arithmetic. In this case, N is the cardinality of the range (the number of integer values within the range), and the base is not 0, but the lowest value in the range. The ALU has a function called WRAP that can force a value to be in the range <0..K-1> when given a source operand, K and a destination operand. Pack will use this function to enforce the more general wrapping technique for the appropriate attributes.
For assignments to packed variables, the pack procedure will also generate code to shift the source value to the correct bit position, and to replace the corresponding bits in the destination by the new source value.

### 3.4.13 Top level instruction generation

Now, the top level microcode generation function can be defined, that handles all cases, independent of operand categories and types. The function \textit{Generate} takes an ALU function, 2 source operands, one destination operand and flow control for the last microcode instruction to be generated as arguments and generates microcode to perform the given operation.

\begin{align*}
\text{Generate: } \text{ALU function} \times \\
\quad \text{operand_ref} \times \text{operand_ref} \times \text{operand_ref} \times \\
\quad \text{FlowCt} \\
\rightarrow \text{ microcode}
\end{align*}

If the destination is packed for write access then the \texttt{compile} function is called with destination TEMPREG. Next, if the destination is an array element or has access mode deref, then the alternate read and write base registers are setup to point to the destination variable. Finally \texttt{pack} is called to pack the value now in TEMPREG into the real destination.

If the destination is not packed for write access then the alternate write base register is setup if (and only if) the destination is an array element or has access mode deref, after which the \texttt{compile} function is called directly with unchanged arguments.

### 3.4.14 High level expression compilation

Compiling the high level expressions into microcode now simply becomes a matter of a treewalk, while calling the \textit{Generate} function at every level. At the same time, intermediate results have to be stored somewhere. The internal registers are used by compile and can not be used for temporary result storage on this level. The number of intermediate values to store depends on the width of the expression tree, and can therefore have almost any value. That is why these results will be stored in attribute RAM at positions above the current work space. These locations are called TMPV’s (TeMPorarY Var’s). Their number and position are computed at compile time and hardcoded into the expressions. Keeping track of these TMPV’s is another task to be performed during treewalk. The last function to be performed during this phase is evaluation of constant expressions.
High level expression compilation
Bibliography

Aho72 Aho, A.V. and J.D. Ullman

Aho86 Aho, A.V. et al.
Compilers: Principles, techniques and tools.
Amsterdam: Addison Wesley, 1986.

Anderson85a Anderson, D.P. and L.H. Landweber
Protocol specification by real-time attribute grammars.

Anderson85b Anderson, D.P. and L.H. Landweber
A grammar-based methodology for protocol specification and implementation.

Bloks91 Bloks, R.H.J.
A protocol engine architecture.

Bloks92 Bloks, R.H.J.
A metagrammar for ProGrIL.
Internal Report no. PRO/EB/9202.

Bloks93a Bloks, R.H.J.
ProGrIL: A language for the definition of protocol grammars.
EUT Report 93-E-270.

Bloks93b Bloks, R.H.J.
A grammar based approach towards the automatic implementation of data communication protocols in hardware.
Dissertation, Eindhoven University of Technology.
To be published approx. May 1993.

Denning78 Denning, P.J. et al.
Machines, languages and computation.

Fisher88 Fisher, C.N. and R.J. Leblanc
Crafting a compiler.

Haas85 Haas, O.
Spezifikation von Kommunikationsprotokollen auf der Basis attribuierter Grammatiken. (in German).
Bibliography

Haas86
Haas, O.
Formal protocol specification based on attribute grammars.
In: Protocol specification, testing and verification. Proc. of the IFIP WG 6.1 5th int. conf.,

Kain72
Kain, R.Y.
Automata theory: Machines and languages.

Knuth68
Knuth, D.E.
Semantics of context-free languages.

Lewis81
Lewis, H.R. and C.H. Papadimitriou
Elements of the theory of computation.

Linn83
Linn, R.J. and W.H. McCoy
Producing tests for implementations of OSI protocols.
In: Protocol specification, testing and verification. Proc. of the IFIP WG 6.1 3rd int. conf.,

Lunteren91
Lunteren, J. van
Ontwerp van een attribuut evaluator als onderdeel van een grammatica processor.
Digital Information Systems Group, Faculty of Electrical Engineering, Eindhoven University

Sunshine82
Sunshine, C.A.
Formal modeling of communication protocols.
In: Computer networks and simulation II. Ed. by S. Schoemaker.

Ural84
Ural, H. and R.L. Probert
Automated testing of protocol specifications and their implementations.
In: Communications architectures & protocols. Proc. ACM Sigcomm '84 symp., June 6-8,
no. 2, p.149-155.
(247) Jozwiak, L. and T. Spasova-Kwaaitaal

DECOMPOSITIONAL STATE ASSIGNMENT WITH REUSE OF STANDARD DESIGNS: Using counters as sub-machines and using the method of maximal adjacencies to select the state chains and the state codes.


(248) Heemakers, M.J. and J.M. Vleeshouwers

DERIVATION AND VERIFICATION OF A MODEL OF THE SYNCHRONOUS MACHINE WITH RECTIFIER WITH TWO DAMPER WINDINGS ON THE DIRECT AXIS.


(249) Zhu, Y.C. and A.C.P.M. Backx, P. Eykhoff

MULTIVARIABLE PROCESS IDENTIFICATION FOR ROBUST CONTROL.


(250) Pfaffenböhrer, P.M. and P.J.M. Cluitmans, H.M. Kuipers

EMABS: Design and formal specification of a datamodel for a clinical research database system.


THE AITS DATA FLOW GRAPH: Semantics and textual format.


(252) Chen, J. and P.J.I. de Maagt, M.H.A.J. Herben


(253) Haan, S.W.H. de

A PWM CURRENT-SOURCE INVERTER FOR INTERCONNECTION BETWEEN A PHOTOVOLTAIC ARRAY AND THE UTILITY LINE.


(254) Velde, M. van de and P.J.M. Cluitmans

EEG ANALYSIS FOR MONITORING OF ANESTHETIC DEPTH.


(255) Smolders, A.B.

AN EFFICIENT METHOD FOR ANALYZING MICROSTRIP ANTENNAS WITH A DIELECTRIC COVER USING A SPECTRAL DOMAIN MOMENT METHOD.


(256) Backx, A.C.P.M. and A.A.H. Dame

IDENTIFICATION FOR THE CONTROL OF MIMO INDUSTRIAL PROCESSES.


(257) Maagt, P.J.I. de and H.G. ter Morsche, J.D.M. van den Broek

A SPATIAL RECONSTRUCTION TECHNIQUE APPLICABLE TO MICROWAVE RADIOMETRY.


(258) Vleeshouwers. J.M.

DERIVATION OF A MODEL OF THE EXCITER OF A BRUSHLESS SYNCHRONOUS MACHINE.

(259) Orlov, V.B.
DEFECT MOTION AS THE ORIGIN OF THE 1/f CONDUCTANCE NOISE IN SOLIDS.

(260) Rooijackers, J.E.
ALGORITHMS FOR SPEECH CODING SYSTEMS BASED ON LINEAR PREDICTION.

(261) Boop, T.J.J. van den and A.A.H. Damen, Martin Kiongstra
IDENTIFICATION FOR ROBUST CONTROL USING AN H-infinity NORM.

(262) Groten, M. and W. van Etten
LASER LINELWIDTH MEASUREMENT IN THE PRESENCE OF RIN AND USING THE RECIRCULATING SELF HETERODYNE METHOD.

(263) Smolders, A.B.
RIGOROUS ANALYSIS OF THICK MICROSTRIP ANTENNAS AND WIRE ANTENNAS EMBEDDED IN A SUBSTRATE.

(264) Frenske, L.W. and P.J.M. Cluitmans, W.J. van Gils
THE ADAPTIVE RESONANCE THEORY NETWORK: (Clustering-) behaviour in relation with brainstem auditory evoked potential patterns.

MANUFACTURING AND CHARACTERIZATION OF GaAs/AlGaAs MULTIPLE QUANTUMWELL RIDGE WAVEGUIDE LASERS.

(266) Cluitmans, L.J.M.
USING GENETIC ALGORITHMS FOR SCHEDULING DATA FLOW GRAPHS.

(267) Józwiak, L. and A.P.H. van Diik
A METHOD FOR GENERAL SIMULTANEOUS FULL DECOMPOSITION OF SEQUENTIAL MACHINES: Algorithms and implementation.

(268) Boop, H. van den and W. van Etten, W.H.C. de Krom, P. van Bennekum, F. Huijskens, L. Niessen, P. de Leijer
AN OPTICAL ASK AND FSK PHASE DIVERSITY TRANSMISSION SYSTEM.

(269) Putten, P.R.A. van der
MULTIDISCIPLINAIR SPECIFICEREN EN ONTWERPEN VAN MICROELEKTRONICA IN PRODUKTEN (in Dutch).

(270) Bloks, R.H.J.
PROSEHL: A language for the definition of protocol grammars.

(271) Bloks, R.H.J.
CODE GENERATION FOR THE ATTRIBUTE EVALUATOR OF THE PROTOCOL ENGINE GRAMMAR PROCESSOR UNIT.